Return to Article Details Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA Download Download PDF