Hằng V, Khoi Huy Do. Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA. rajar [Internet]. 2025 Nov. 4 [cited 2026 Oct. 24];11(11):973-7. Available from: https://rajournals.in/index.php/rajar/article/view/1782