Hằng, Vũ, and Khoi Huy Do. “Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA”. RA Journal of Applied Research, vol. 11, no. 11, Nov. 2025, pp. 973-7, doi:10.47191/rajar/v11i11.02.