V. Hằng and Khoi Huy Do, “Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA”, rajar, vol. 11, no. 11, pp. 973–977, Nov. 2025.