Hằng, V. and Khoi Huy Do (2025) “Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA”, RA Journal of Applied Research, 11(11), pp. 973–977. doi: 10.47191/rajar/v11i11.02.