Hằng, V.; Khoi Huy Do. Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA. rajar 2025, 11, 973-977.