Hằng, V. and Khoi Huy Do 2025. Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA. RA Journal of Applied Research. 11, 11 (Nov. 2025), 973–977. DOI:https://doi.org/10.47191/rajar/v11i11.02.